Regviz

Alif Semiconductor /AE302F80F55D5AE_CM55_HP_View /CGU /PLL_LOCK_CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PLL_LOCK_CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE302F80F55D5AE_CM55_HP_View/CGU/PLL_LOCK_CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Val_0x0)PLL_LOCK 0 (Val_0x0)PLL_CALIB

PLL_CALIB=Val_0x0, PLL_LOCK=Val_0x0

Description

PLL Lock Control Register

Fields

PLL_LOCK

PLL lock control

0 (Val_0x0): PLL not locked

1 (Val_0x1): PLL locked
PLL_CALIB

PLL calibration status

0 (Val_0x0): PLL not in calibration

1 (Val_0x1): PLL in calibration

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data